tree 221267f2dfff9cd6211d6172d11584a01bc53644
parent f83ec76bf285bea5727f478a68b894f5543ca76e
author Khairul Anuar Romli <khairul.anuar.romli@altera.com> 1757491592 +0800
committer Mark Brown <broonie@kernel.org> 1758230643 +0100
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQEzBAABCgAdFiEEreZoqmdXGLWf4p/qJNaLcl1Uh9AFAmjMeHMACgkQJNaLcl1U
 h9BaMwf+KrdpC95KHHNPW7bhYxYGvt0WuJVO4eiYkoTPMfwiKkggSq0TQ4u7pJbk
 UCHDEojegCq4DMBSOk6k6lQfaqwwAqmTdxvsFMRL2T6YB1FB+csE5RQrb9u+R8ri
 kj7KysxEX5EzmHwhb4nGbgHWBtASN3pbWDNU5xPhBYfvv7bwhco8II0WqXCgVSpM
 O5rbStcA9AHUHz3ey8mCtbKf5q4X6nrN5UP9EOwgm77y247U7zDjhX463VlFuXXW
 1w1dXaCpO4ntd3hnqzxru1Bik+BvHet0Pk88OhPJuJcfOVkw1MHfBVVUWfwz3SYw
 ZNBorIElKAwUjRuVeDI+M/ftvpRNPg==
 =Un7Z
 -----END PGP SIGNATURE-----

spi: cadence-qspi: defer runtime support on socfpga if reset bit is enabled

Enabling runtime PM allows the kernel to gate clocks and power to idle
devices. On SoCFPGA, a warm reset does not fully reinitialize these
domains.This leaves devices suspended and powered down, preventing U-Boot
or the kernel from reusing them after a warm reset, which breaks the boot
process.

Fixes: 4892b374c9b7 ("mtd: spi-nor: cadence-quadspi: Add runtime PM support")
CC: stable@vger.kernel.org # 6.12+
Signed-off-by: Khairul Anuar Romli <khairul.anuar.romli@altera.com>
Signed-off-by: Adrian Ng Ho Yin <adrianhoyin.ng@altera.com>
Reviewed-by: Niravkumar L Rabara <nirav.rabara@altera.com>
Reviewed-by: Matthew Gerlach <matthew.gerlach@altera.com>
Link: https://patch.msgid.link/910aad68ba5d948919a7b90fa85a2fadb687229b.1757491372.git.khairul.anuar.romli@altera.com
Signed-off-by: Mark Brown <broonie@kernel.org>