| /* |
| * Copyright (C) 2014 STMicroelectronics Limited. |
| * Author: Peter Griffin <peter.griffin@linaro.org> |
| * |
| * This program is free software; you can redistribute it and/or modify |
| * it under the terms of the GNU General Public License version 2 as |
| * publishhed by the Free Software Foundation. |
| */ |
| #include "stih410-clock.dtsi" |
| #include "stih407-family.dtsi" |
| #include "stih410-pinctrl.dtsi" |
| / { |
| aliases { |
| bdisp0 = &bdisp0; |
| }; |
| |
| soc { |
| usb2_picophy1: phy2 { |
| compatible = "st,stih407-usb2-phy"; |
| #phy-cells = <0>; |
| st,syscfg = <&syscfg_core 0xf8 0xf4>; |
| resets = <&softreset STIH407_PICOPHY_SOFTRESET>, |
| <&picophyreset STIH407_PICOPHY0_RESET>; |
| reset-names = "global", "port"; |
| }; |
| |
| usb2_picophy2: phy3 { |
| compatible = "st,stih407-usb2-phy"; |
| #phy-cells = <0>; |
| st,syscfg = <&syscfg_core 0xfc 0xf4>; |
| resets = <&softreset STIH407_PICOPHY_SOFTRESET>, |
| <&picophyreset STIH407_PICOPHY1_RESET>; |
| reset-names = "global", "port"; |
| }; |
| |
| ohci0: usb@9a03c00 { |
| compatible = "st,st-ohci-300x"; |
| reg = <0x9a03c00 0x100>; |
| interrupts = <GIC_SPI 180 IRQ_TYPE_NONE>; |
| clocks = <&clk_s_c0_flexgen CLK_TX_ICN_DISP_0>; |
| resets = <&powerdown STIH407_USB2_PORT0_POWERDOWN>, |
| <&softreset STIH407_USB2_PORT0_SOFTRESET>; |
| reset-names = "power", "softreset"; |
| phys = <&usb2_picophy1>; |
| phy-names = "usb"; |
| }; |
| |
| ehci0: usb@9a03e00 { |
| compatible = "st,st-ehci-300x"; |
| reg = <0x9a03e00 0x100>; |
| interrupts = <GIC_SPI 151 IRQ_TYPE_NONE>; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_usb0>; |
| clocks = <&clk_s_c0_flexgen CLK_TX_ICN_DISP_0>; |
| resets = <&powerdown STIH407_USB2_PORT0_POWERDOWN>, |
| <&softreset STIH407_USB2_PORT0_SOFTRESET>; |
| reset-names = "power", "softreset"; |
| phys = <&usb2_picophy1>; |
| phy-names = "usb"; |
| }; |
| |
| ohci1: usb@9a83c00 { |
| compatible = "st,st-ohci-300x"; |
| reg = <0x9a83c00 0x100>; |
| interrupts = <GIC_SPI 181 IRQ_TYPE_NONE>; |
| clocks = <&clk_s_c0_flexgen CLK_TX_ICN_DISP_0>; |
| resets = <&powerdown STIH407_USB2_PORT1_POWERDOWN>, |
| <&softreset STIH407_USB2_PORT1_SOFTRESET>; |
| reset-names = "power", "softreset"; |
| phys = <&usb2_picophy2>; |
| phy-names = "usb"; |
| }; |
| |
| ehci1: usb@9a83e00 { |
| compatible = "st,st-ehci-300x"; |
| reg = <0x9a83e00 0x100>; |
| interrupts = <GIC_SPI 153 IRQ_TYPE_NONE>; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_usb1>; |
| clocks = <&clk_s_c0_flexgen CLK_TX_ICN_DISP_0>; |
| resets = <&powerdown STIH407_USB2_PORT1_POWERDOWN>, |
| <&softreset STIH407_USB2_PORT1_SOFTRESET>; |
| reset-names = "power", "softreset"; |
| phys = <&usb2_picophy2>; |
| phy-names = "usb"; |
| }; |
| |
| /* Display */ |
| vtg_main: sti-vtg-main@8d02800 { |
| compatible = "st,vtg"; |
| reg = <0x8d02800 0x200>; |
| interrupts = <GIC_SPI 108 IRQ_TYPE_NONE>; |
| }; |
| |
| vtg_aux: sti-vtg-aux@8d00200 { |
| compatible = "st,vtg"; |
| reg = <0x8d00200 0x100>; |
| interrupts = <GIC_SPI 109 IRQ_TYPE_NONE>; |
| }; |
| |
| sti-display-subsystem { |
| compatible = "st,sti-display-subsystem"; |
| #address-cells = <1>; |
| #size-cells = <1>; |
| |
| assigned-clocks = <&clk_s_d2_quadfs 0>, |
| <&clk_s_d2_quadfs 0>, |
| <&clk_s_d2_flexgen CLK_PIX_MAIN_DISP>, |
| <&clk_s_d2_flexgen CLK_PIX_AUX_DISP>, |
| <&clk_s_d2_flexgen CLK_PIX_GDP1>, |
| <&clk_s_d2_flexgen CLK_PIX_GDP2>, |
| <&clk_s_d2_flexgen CLK_PIX_GDP3>, |
| <&clk_s_d2_flexgen CLK_PIX_GDP4>; |
| |
| assigned-clock-parents = <0>, |
| <0>, |
| <&clk_s_d2_quadfs 0>, |
| <&clk_s_d2_quadfs 0>, |
| <&clk_s_d2_quadfs 0>, |
| <&clk_s_d2_quadfs 0>, |
| <&clk_s_d2_quadfs 0>, |
| <&clk_s_d2_quadfs 0>; |
| |
| assigned-clock-rates = <297000000>, <297000000>; |
| |
| ranges; |
| |
| sti-compositor@9d11000 { |
| compatible = "st,stih407-compositor"; |
| reg = <0x9d11000 0x1000>; |
| |
| clock-names = "compo_main", |
| "compo_aux", |
| "pix_main", |
| "pix_aux", |
| "pix_gdp1", |
| "pix_gdp2", |
| "pix_gdp3", |
| "pix_gdp4", |
| "main_parent", |
| "aux_parent"; |
| |
| clocks = <&clk_s_c0_flexgen CLK_COMPO_DVP>, |
| <&clk_s_c0_flexgen CLK_COMPO_DVP>, |
| <&clk_s_d2_flexgen CLK_PIX_MAIN_DISP>, |
| <&clk_s_d2_flexgen CLK_PIX_AUX_DISP>, |
| <&clk_s_d2_flexgen CLK_PIX_GDP1>, |
| <&clk_s_d2_flexgen CLK_PIX_GDP2>, |
| <&clk_s_d2_flexgen CLK_PIX_GDP3>, |
| <&clk_s_d2_flexgen CLK_PIX_GDP4>, |
| <&clk_s_d2_quadfs 0>, |
| <&clk_s_d2_quadfs 1>; |
| |
| reset-names = "compo-main", "compo-aux"; |
| resets = <&softreset STIH407_COMPO_SOFTRESET>, |
| <&softreset STIH407_COMPO_SOFTRESET>; |
| st,vtg = <&vtg_main>, <&vtg_aux>; |
| }; |
| |
| sti-tvout@8d08000 { |
| compatible = "st,stih407-tvout"; |
| reg = <0x8d08000 0x1000>; |
| reg-names = "tvout-reg"; |
| reset-names = "tvout"; |
| resets = <&softreset STIH407_HDTVOUT_SOFTRESET>; |
| #address-cells = <1>; |
| #size-cells = <1>; |
| assigned-clocks = <&clk_s_d2_flexgen CLK_PIX_HDMI>, |
| <&clk_s_d2_flexgen CLK_TMDS_HDMI>, |
| <&clk_s_d2_flexgen CLK_REF_HDMIPHY>, |
| <&clk_s_d0_flexgen CLK_PCM_0>, |
| <&clk_s_d2_flexgen CLK_PIX_HDDAC>, |
| <&clk_s_d2_flexgen CLK_HDDAC>; |
| |
| assigned-clock-parents = <&clk_s_d2_quadfs 0>, |
| <&clk_tmdsout_hdmi>, |
| <&clk_s_d2_quadfs 0>, |
| <&clk_s_d0_quadfs 0>, |
| <&clk_s_d2_quadfs 0>, |
| <&clk_s_d2_quadfs 0>; |
| ranges; |
| |
| sti-hdmi@8d04000 { |
| compatible = "st,stih407-hdmi"; |
| reg = <0x8d04000 0x1000>; |
| reg-names = "hdmi-reg"; |
| interrupts = <GIC_SPI 106 IRQ_TYPE_NONE>; |
| interrupt-names = "irq"; |
| clock-names = "pix", |
| "tmds", |
| "phy", |
| "audio", |
| "main_parent", |
| "aux_parent"; |
| |
| clocks = <&clk_s_d2_flexgen CLK_PIX_HDMI>, |
| <&clk_s_d2_flexgen CLK_TMDS_HDMI>, |
| <&clk_s_d2_flexgen CLK_REF_HDMIPHY>, |
| <&clk_s_d0_flexgen CLK_PCM_0>, |
| <&clk_s_d2_quadfs 0>, |
| <&clk_s_d2_quadfs 1>; |
| |
| hdmi,hpd-gpio = <&pio5 3>; |
| reset-names = "hdmi"; |
| resets = <&softreset STIH407_HDMI_TX_PHY_SOFTRESET>; |
| ddc = <&hdmiddc>; |
| |
| }; |
| |
| sti-hda@8d02000 { |
| compatible = "st,stih407-hda"; |
| reg = <0x8d02000 0x400>, <0x92b0120 0x4>; |
| reg-names = "hda-reg", "video-dacs-ctrl"; |
| clock-names = "pix", |
| "hddac", |
| "main_parent", |
| "aux_parent"; |
| clocks = <&clk_s_d2_flexgen CLK_PIX_HDDAC>, |
| <&clk_s_d2_flexgen CLK_HDDAC>, |
| <&clk_s_d2_quadfs 0>, |
| <&clk_s_d2_quadfs 1>; |
| }; |
| }; |
| }; |
| |
| bdisp0:bdisp@9f10000 { |
| compatible = "st,stih407-bdisp"; |
| reg = <0x9f10000 0x1000>; |
| interrupts = <GIC_SPI 38 IRQ_TYPE_NONE>; |
| clock-names = "bdisp"; |
| clocks = <&clk_s_c0_flexgen CLK_IC_BDISP_0>; |
| }; |
| }; |
| }; |
