)]}' { "commit": "bbbf2916a71e64f2334fe61106fb3c6a6c665916", "tree": "96a960258367d1468f1a8dc0d6921ac91cf4a53c", "parents": [ "66b71f9e8256717b94c4819ae84bd6d4beb1f3fa" ], "author": { "name": "Greg Kroah-Hartman", "email": "gregkh@linuxfoundation.org", "time": "Wed Aug 02 18:59:58 2017 -0700" }, "committer": { "name": "Greg Kroah-Hartman", "email": "gregkh@linuxfoundation.org", "time": "Wed Aug 02 18:59:58 2017 -0700" }, "message": "SoCFPGA patches added\n\nSigned-off-by: Greg Kroah-Hartman \u003cgregkh@linuxfoundation.org\u003e\n", "tree_diff": [ { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8304e419c46fb9160d2f1f1cbe872a42005d4797", "new_mode": 33188, "new_path": "patches.socfpga/0001-ARM-dts-socfpga-enable-arm-shared-override-in-the-pl.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "214247eae241fca30dcacce2818548f8df88913e", "new_mode": 33188, "new_path": "patches.socfpga/0002-ARM-socfpga_defconfig-Enable-HIGHMEM.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "52ced0ce41567faf97a284e1d74d45687a34dc24", "new_mode": 33188, "new_path": "patches.socfpga/0003-ARM-dts-socfpga-enable-qspi-on-the-Cyclone5-devkit.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "7fc973c163f5a9b1b7856cea6167f717dc1b9292", "new_mode": 33188, "new_path": "patches.socfpga/0004-ARM-dts-socfpga-Add-QSPI-node-for-the-Arria10.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "d13b676b0062e2496aa726939e941c163881687e", "new_mode": 33188, "new_path": "patches.socfpga/0005-ARM-dts-socfpga-Enable-QSPI-in-Arria10-devkit.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f6d1e7518e299cb40b6949212f5ecc39c4b4ee2a", "new_mode": 33188, "new_path": "patches.socfpga/0006-ARM-dts-socfpga-Enable-QSPI-on-the-Cyclone5-sockit.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4b18dbdcb3f6e2b6507f4b8823ee572525d312d6", "new_mode": 33188, "new_path": "patches.socfpga/0007-ARM-dts-socfpga-Enable-QSPI-on-the-Arria5-devkit.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "aa320e347b5dbc7e0948255fec172e161b4c93e7", "new_mode": 33188, "new_path": "patches.socfpga/0008-ARM-socfpga_defconfig-enable-FS-configs-to-support-A.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "1487c49f8fd919598de14bc5f2634bd7cd29ec77", "new_mode": 33188, "new_path": "patches.socfpga/0009-dt-bindings-Add-Macnica-Americas-vendor-prefix.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "7a2ff47069924901b92f632d37ca2f73a7873b5c", "new_mode": 33188, "new_path": "patches.socfpga/0010-dt-bindings-Add-vendor-prefix-for-Terasic-Inc.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "d0eb1bf2a90a794a5de478feb09f264071f82afa", "new_mode": 33188, "new_path": "patches.socfpga/0011-dt-bindings-Add-vendor-prefix-for-Samtec.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "861b7360c49b6ce566124a1c62c57e15dad0bce3", "new_mode": 33188, "new_path": "patches.socfpga/0012-ARM-dts-socfpga-enable-GPIO-and-LEDs-for-Cyclone5-an.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ebcff2431c107cb0b57006664be685b9f89e9f7d", "new_mode": 33188, "new_path": "patches.socfpga/0013-ARM-dts-socfpga-set-desired-i2c-clock-on-Cyclone5-an.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4f3e40f26d38a0f68e5f4ea2824f09840f7ccb38", "new_mode": 33188, "new_path": "patches.socfpga/0014-ARM-dts-socfpga-Add-Rohm-DH2228FV-DAC.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "38c7c176aa172bdf538659aa9933d6d3bdb3504b", "new_mode": 33188, "new_path": "patches.socfpga/0015-ARM-dts-socfpga-enable-CAN-on-Cyclone5-devkit.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "136e3cfedfe76219d97b5f1b90e40525c10fb551", "new_mode": 33188, "new_path": "patches.socfpga/0016-ARM-dts-socfpga-enable-watchdog-timer-on-Arria5-and-.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "656fbdc6a59b84a24fb89e6db21c9c299e8020da", "new_mode": 33188, "new_path": "patches.socfpga/0017-ARM-dts-socfpga-add-the-LTC2977-power-monitor-on-Arr.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "252f94d103422dfb049219ef1cc3757f0a11b128", "new_mode": 33188, "new_path": "patches.socfpga/0018-ARM-dts-socfpga-add-fpga-manager-node-for-Arria10.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "0be678f6503173cec498bf10766ae3d3fea65987", "new_mode": 33188, "new_path": "patches.socfpga/0019-ARM-dts-socfpga-fpga-manager-data-is-32-bits.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "273ebb6dc89dc58048e7d6089723c36bcb9b7305", "new_mode": 33188, "new_path": "patches.socfpga/0020-ARM-dts-socfpga-add-fpga-region-support-on-Arria10.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ce6c1806b7400ae91d14554ce4c074bf0286e8e7", "new_mode": 33188, "new_path": "patches.socfpga/0021-ARM-dts-socfpga-add-missing-compatible-string-for-SD.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "38c6f1ef7c16ae1925876d96a454d310a5591ec1", "new_mode": 33188, "new_path": "patches.socfpga/0022-ARM-dts-watchdog0-cannot-reliably-trigger-reset.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "0aa0b17e88b5e46e7fd3a7aa059be06c26093981", "new_mode": 33188, "new_path": "patches.socfpga/0023-MAINTAINERS-socfpga-update-email-for-Dinh-Nguyen.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "bc47fd3b034c2b2f65878130b39f2947a0b4511e", "new_mode": 33188, "new_path": "patches.socfpga/0024-of-overlay-add-of-overlay-notifications.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a671185167e684842e198655f6d7338bf6f872ea", "new_mode": 33188, "new_path": "patches.socfpga/0025-fpga-add-method-to-get-fpga-manager-from-device.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f7b3d359fc48b0423446fd8ec59417658f386f97", "new_mode": 33188, "new_path": "patches.socfpga/0026-doc-fpga-mgr-add-fpga-image-info-to-api.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "78d970cc6b351f9ffa28e3285c7303336be4fa30", "new_mode": 33188, "new_path": "patches.socfpga/0027-fpga-add-bindings-document-for-fpga-region.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "c0283f582a8dbbe015f7b893d79c064f79fff254", "new_mode": 33188, "new_path": "patches.socfpga/0028-fpga-mgr-add-fpga-image-information-struct.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "9fe70d9c7c4810338c328317d42dea756ac935e7", "new_mode": 33188, "new_path": "patches.socfpga/0029-add-sysfs-document-for-fpga-bridge-class.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "5a582d3cc3ac633cb90722f1f952e6a86e5a71fb", "new_mode": 33188, "new_path": "patches.socfpga/0030-fpga-add-fpga-bridge-framework.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e69a9ba70e42be22140013ea747909ae0c5b3798", "new_mode": 33188, "new_path": "patches.socfpga/0031-fpga-fpga-region-device-tree-control-for-FPGA.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "c5a8ca92fec0674aefef9a484866316eca8764c5", "new_mode": 33188, "new_path": "patches.socfpga/0032-ARM-socfpga-fpga-bridge-driver-support.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f63baf12e02da122169302df031449d14f4b11c1", "new_mode": 33188, "new_path": "patches.socfpga/0033-fpga-add-altera-freeze-bridge-support.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "7eed0ffbb38b8666d1813e6999aebe2187604a13", "new_mode": 33188, "new_path": "patches.socfpga/0034-fpga-manager-Add-Socfpga-Arria10-support.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "91fbf4400d6d9be7f3d119f0c416e9c8d7ebccd4", "new_mode": 33188, "new_path": "patches.socfpga/0035-ARM-socfpga-checking-the-wrong-variable.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "be90b9b133be093650613223dfec1f2036a38c1d", "new_mode": 33188, "new_path": "patches.socfpga/0036-fpga-Add-COMPILE_TEST-to-all-drivers.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "0a8a31a845a4d658f3bcc9d4affd841cfc7ab92f", "new_mode": 33188, "new_path": "patches.socfpga/0037-fpga-zynq-Add-missing-n-to-messages.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "869b493871fe861ce93ad090497cc24112e71e60", "new_mode": 33188, "new_path": "patches.socfpga/0038-fpga-zynq-Remove-priv-dev.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "21d94e81c9517f8c9deeef456517a02cbe049ba7", "new_mode": 33188, "new_path": "patches.socfpga/0039-fpga-zynq-Fix-incorrect-ISR-state-on-bootup.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b5e5f0cb277afcab2be4f89ec9d591a5c9b5c960", "new_mode": 33188, "new_path": "patches.socfpga/0040-fpga-Clarify-how-write_init-works-streaming-modes.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "2a0f8b5a428172794385ee4868be5e7990a759be", "new_mode": 33188, "new_path": "patches.socfpga/0041-fpga-zynq-Check-for-errors-after-completing-DMA.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b5a3ac8f3f46d4c9dd6baea0996a63ec344213fa", "new_mode": 33188, "new_path": "patches.socfpga/0042-fpga-zynq-Check-the-bitstream-for-validity.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b2b44e9b9308782211c29822482772027027aa7d", "new_mode": 33188, "new_path": "patches.socfpga/0043-fpga-Add-scatterlist-based-programming.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f14aebdac17660a2ccda61503f281126be2176d0", "new_mode": 33188, "new_path": "patches.socfpga/0044-fpga-zynq-Use-the-scatterlist-interface.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8c9fde3740934fd04c967e344373e650896d63c3", "new_mode": 33188, "new_path": "patches.socfpga/0045-fpga-fix-sparse-warnings-in-fpga-mgr-and-fpga-bridge.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f2327b0ac2f0781947edd4f08e453544402b2bf7", "new_mode": 33188, "new_path": "patches.socfpga/0046-fpga-Add-flag-to-indicate-bitstream-needs-decrypting.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "db09d001f49ea99eec2613f630628fa370607103", "new_mode": 33188, "new_path": "patches.socfpga/0047-fpga-zynq-Add-support-for-encrypted-bitstreams.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "2b425ec38a57e7ead57cef8b11606e9379cc8536", "new_mode": 33188, "new_path": "patches.socfpga/0048-fpga-region-Add-fpga-region-property-encrypted-fpga-.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "6dbc86a5629fc54bda1d70910034ca5b07f90331", "new_mode": 33188, "new_path": "patches.socfpga/0049-FPGA-Add-TS-7300-FPGA-manager.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "c933e57f6ce25fe3af72f17e7931ee9d3c11566c", "new_mode": 33188, "new_path": "patches.socfpga/0050-Documentation-Add-binding-document-for-Lattice-iCE40.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "afe02a501f2687fa56f6db0cabeb8985732a2987", "new_mode": 33188, "new_path": "patches.socfpga/0051-fpga-Add-support-for-Lattice-iCE40-FPGAs.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a218c13f57d42527ce33a624539a4aac848bfb29", "new_mode": 33188, "new_path": "patches.socfpga/0052-fpga-bridge-Replace-open-coded-list_for_each-list_en.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "2747428eae44fcd2937d727504c746028ec03492", "new_mode": 33188, "new_path": "patches.socfpga/0053-fpga-altera_freeze_bridge-Constify-ops.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "1c4bcc622e2f775faadc354709c76b16c915593e", "new_mode": 33188, "new_path": "patches.socfpga/0054-dt-bindings-fpga-add-xilinx-slave-serial-binding-des.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "0f10393c3f504d15fab963e31e71386d02e39836", "new_mode": 33188, "new_path": "patches.socfpga/0055-fpga-manager-Add-Xilinx-slave-serial-SPI-driver.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "36657182d49ae7b44dfbcf631999b72d91762af8", "new_mode": 33188, "new_path": "patches.socfpga/0056-ARM-socfpga-add-bindings-document-for-fpga-bridge-dr.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a7a2904bc33bfb5f0e1430c78420d8fc82358da4", "new_mode": 33188, "new_path": "patches.socfpga/0057-ARM-socfpga-add-bindings-doc-for-arria10-fpga-manage.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8863758a0c5ca0dafc09168c95ab9496d34bd967", "new_mode": 33188, "new_path": "patches.socfpga/0058-add-bindings-document-for-altera-freeze-bridge.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e7a92866f8beb49244a4d1eb55bf6f0687b2d0e7", "new_mode": 33188, "new_path": "patches.socfpga/0059-MAINTAINERS-add-git-url-for-fpga.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "704a2dc20006cf76d90a1e04e10e0e71eeca6967", "new_mode": 33188, "new_path": "patches.socfpga/0060-ARM-dts-socfpga-add-base-fpga-region-and-fpga-bridge.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b3594a46e98e5bf2183ea134202b8730da3c4710", "new_mode": 33188, "new_path": "patches.socfpga/0061-fpga-add-config-complete-timeout.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "5180d45b407e83fa7ebcd881d437529c2e99f32f", "new_mode": 33188, "new_path": "patches.socfpga/0062-MAINTAINERS-Add-file-patterns-for-fpga-device-tree-b.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "499db058492d883aee0053e3dc9e84721343e6a4", "new_mode": 33188, "new_path": "patches.socfpga/0063-MAINTAINERS-fpga-update-email-and-directory-paths.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b64e9d522758a81a8c8dbed92cb8e6cec147633e", "new_mode": 33188, "new_path": "patches.socfpga/0064-spi-Add-Flag-to-Enable-Slave-Select-with-GPIO-Chip-S.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "861baed53ef160798ca4210819c57b511131c023", "new_mode": 33188, "new_path": "patches.socfpga/0065-spi-dw-Set-GPIO_SS-flag-to-toggle-Slave-Select-on-GP.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a6a2449a4e97c4dda69589a8ece74dd372e77f6b", "new_mode": 33188, "new_path": "patches.socfpga/0066-ARM-dts-socfpga-Add-SPI-Master1-for-Arria10-SR-chip.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4797dfc4096e83b9a199d538a00cd1f422c87b1a", "new_mode": 33188, "new_path": "patches.socfpga/0067-ARM-dts-socfpga-Add-Devkit-A10-SR-fields-for-Arria10.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "d24d027ded66ae03e196854217c7465cfbd57665", "new_mode": 33188, "new_path": "patches.socfpga/0068-ARM-dts-socfpga-Enable-GPIO-parent-for-Arria10-SR-ch.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "0a3341b0d97ba15f039a8d632a224876d792ebc2", "new_mode": 33188, "new_path": "patches.socfpga/0069-ARM-dts-socfpga-Add-LED-framework-to-A10-SR-GPIO.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "6edb8831857602ef78a7cfc76d9d69593fd5e082", "new_mode": 33188, "new_path": "patches.socfpga/0070-EDAC-altera-Disable-IRQs-while-injecting-SDRAM-error.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "29332fa707cd7df8a2e6ea786bf91fdac7689e0f", "new_mode": 33188, "new_path": "patches.socfpga/0071-gpio-altera-a10sr-Add-A10-System-Resource-Chip-GPIO-.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "48faa04dfee82cdec4a571f9ed45035477bfca24", "new_mode": 33188, "new_path": "patches.socfpga/0072-dt-bindings-mfd-Add-Altera-Arria10-System-Resource-C.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a721ede04dedde0705da8cf8c24a5b3e4750f536", "new_mode": 33188, "new_path": "patches.socfpga/0073-ARM-dts-Add-EMAC-AXI-settings-for-Arria10.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "2a20ff53b526d17fd1a6197fc14bf7f6b9c14afc", "new_mode": 33188, "new_path": "patches.socfpga/0074-MAINTAINERS-EDAC-Update-email-for-Thor-Thayer.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "22a0a2e79a0de8ab192e80b7df353b6505b624b7", "new_mode": 33188, "new_path": "patches.socfpga/0075-gpio-altera-a10sr-Set-gpio_chip-parent-property.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "343c5d36a231244ad200673a40c63f041eb2be98", "new_mode": 33188, "new_path": "patches.socfpga/0076-dt-bindings-reset-a10sr-Add-Arria10-SR-Reset-Control.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e845232369dd3fce9d8f6b030e27250435356659", "new_mode": 33188, "new_path": "patches.socfpga/0077-reset-Add-Altera-Arria10-SR-Reset-Controller.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "bbbafba61f42ba22f7b81b896ce00fabf7bf6209", "new_mode": 33188, "new_path": "patches.socfpga/0078-ARM-dts-socfpga-Add-Devkit-A10-SR-Reset-Controller.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "7f6e80c1bf5f1cadc7e7637fc62285da4e2061c3", "new_mode": 33188, "new_path": "patches.socfpga/0079-EDAC-altera-Fix-peripheral-warnings-for-Cyclone5.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8da8b04d0cb38638dfa467465441498e3a85a025", "new_mode": 33188, "new_path": "patches.socfpga/0080-mfd-altr_a10sr-Add-Arria10-DevKit-Reset-Controller.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "2541f56a8da66ab567d805de6b4532fea71d0254", "new_mode": 33188, "new_path": "patches.socfpga/0081-dt-bindings-mfd-Add-Altera-Arria10-SR-Reset-Controll.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "406f4072673e75d5c15dea86b7adc0edf00dbbc7", "new_mode": 33188, "new_path": "patches.socfpga/0082-ARM-socfpga-defconfig-enable-qspi.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3fc4ef2288e72db812e3c50a9a65d41a57153348", "new_mode": 33188, "new_path": "patches.socfpga/0083-ARM-socfpga-updates-for-socfpga_defconfig.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "89303586e3d4d473027a0fbbcc46432d3e1ceb41", "new_mode": 33188, "new_path": "patches.socfpga/0084-ARM-socfpga_defconfig-update-defconfig-for-SoCFPGA.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "022150af48be641fabc729442f4abe1b4561d79a", "new_mode": 33188, "new_path": "patches.socfpga/0085-ARM-socfpga-updates-for-socfpga_defconfig.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f5c7e4e37c8d4a1fa8dea9416669bbb5956d75be", "new_mode": 33188, "new_path": "patches.socfpga/0086-ARM-dts-socfpga-Add-new-MCVEVK-manufacturer-compat.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f004121699f14f2f164ce3ffaa9c8a073b58c0e9", "new_mode": 33188, "new_path": "patches.socfpga/0087-ARM-dts-socfpga-Add-Macnica-sodia-board.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4a87d3bbb77c857e81245bc32500eda0319a3cfd", "new_mode": 33188, "new_path": "patches.socfpga/0088-ARM-dts-socfpga-add-specific-compatible-strings-for-.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "c89c1521defa550b278c0cc1e611b8c51fecd66f", "new_mode": 33188, "new_path": "patches.socfpga/0089-ARM-dts-socfpga-Add-unit-name-to-memory-nodes.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "9d3cdf35d287ad148340711f683289678c5419eb", "new_mode": 33188, "new_path": "patches.socfpga/0090-ARM-dts-socfpga-sodia-enable-qspi.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f07477c406f3a7ec9b043573c4bbf04df26adf68", "new_mode": 33188, "new_path": "patches.socfpga/0091-ARM-dts-socfpga-add-qspi-node.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "6d6a33500d45b9cbcf597e7b38ad0d0d2c49bb9a", "new_mode": 33188, "new_path": "patches.socfpga/0092-fpga-pr-ip-Core-driver-support-for-Altera-Partial-Re.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b394e1eb58125a6523a9f1d34f2a2c3c6a29771e", "new_mode": 33188, "new_path": "patches.socfpga/0093-fpga-dt-bindings-for-Altera-Partial-Reconfiguration-.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "0a1454748fe7de0b4b17de48ddeae4b25f1ea228", "new_mode": 33188, "new_path": "patches.socfpga/0094-fpga-pr-ip-Platform-driver-for-Altera-Partial-Reconf.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "496db77680c4afd25945bd66bc932c64648a667c", "new_mode": 33188, "new_path": "patches.socfpga/0095-fpga-Add-support-for-Xilinx-LogiCORE-PR-Decoupler.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "d117a939a234176903d2795bc1716cfab19d8cda", "new_mode": 33188, "new_path": "patches.socfpga/0096-fpga-altera-hps2fpga-disable-unprepare-clock-on-erro.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "44666661629fe353141f0920ba1d37d1358b4ee0", "new_mode": 33188, "new_path": "patches.socfpga/0097-fpga-region-release-FPGA-region-reference-in-error-p.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "13a32098d13b875ca9fb0f2b81f42016fbbdea73", "new_mode": 33188, "new_path": "patches.socfpga/0098-fpga-fr-br-update-supported-version-numbers.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b0255ad6c9108b72765c3f5f1a4490a3625a949b", "new_mode": 33188, "new_path": "patches.socfpga/0099-ARM-dts-socfpga-Add-NAND-device-tree-for-Arria10.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "899840650b03c20a5ad07252f09e09cd7ecd2c57", "new_mode": 33188, "new_path": "patches.socfpga/0100-dt-bindings-reset-Add-reset-manager-offsets-for-Stra.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "6e33cf1129ccb300f431bedab643eeecdcd18500", "new_mode": 33188, "new_path": "patches.socfpga/0101-nios2-add-screen_info.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "09391d9a83682acdcbb86d213ed607a17f030a6c", "new_mode": 33188, "new_path": "patches.socfpga/0102-nios2-switch-to-RAW_COPY_USER.patch" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8701cfaacfbd3b942eb9be2ffb46f0d6875ad015", "new_mode": 33188, "new_path": "patches.socfpga/0103-nios2-use-generic-strncpy_from_user-and-strnlen_user.patch" }, { "type": "modify", "old_id": "228a079375b517f8920f6a2c7804e8f02454856b", "old_mode": 33188, "old_path": "series", "new_id": "c607364d16bedd18234f71d2fd4e48fef20e8e9b", "new_mode": 33188, "new_path": "series" } ] }