| From 6fdd87cc548ccb839af0e20d2d24e444c49cd37c Mon Sep 17 00:00:00 2001 |
| From: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> |
| Date: Fri, 16 Feb 2018 21:32:54 +0300 |
| Subject: [PATCH 0981/1795] arm64: dts: renesas: r8a77980: add EtherAVB support |
| |
| Define the generic R8A77980 part of the EtherAVB device node. |
| |
| Based on the original (and large) patch by Vladimir Barinov. |
| |
| Signed-off-by: Vladimir Barinov <vladimir.barinov@cogentembedded.com> |
| Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> |
| Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> |
| Signed-off-by: Simon Horman <horms+renesas@verge.net.au> |
| (cherry picked from commit bf6f90832f81710ee944dce05ecbef04d1943664) |
| Signed-off-by: Simon Horman <horms+renesas@verge.net.au> |
| Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> |
| --- |
| arch/arm64/boot/dts/renesas/r8a77980.dtsi | 44 +++++++++++++++++++++++ |
| 1 file changed, 44 insertions(+) |
| |
| diff --git a/arch/arm64/boot/dts/renesas/r8a77980.dtsi b/arch/arm64/boot/dts/renesas/r8a77980.dtsi |
| index eaa546f0a91f..03845fd74996 100644 |
| --- a/arch/arm64/boot/dts/renesas/r8a77980.dtsi |
| +++ b/arch/arm64/boot/dts/renesas/r8a77980.dtsi |
| @@ -164,6 +164,50 @@ |
| status = "disabled"; |
| }; |
| |
| + avb: ethernet@e6800000 { |
| + compatible = "renesas,etheravb-r8a77980", |
| + "renesas,etheravb-rcar-gen3"; |
| + reg = <0 0xe6800000 0 0x800>; |
| + interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>, |
| + <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>, |
| + <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>, |
| + <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>, |
| + <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>, |
| + <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>, |
| + <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>, |
| + <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>, |
| + <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>, |
| + <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>, |
| + <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>, |
| + <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>, |
| + <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>, |
| + <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>, |
| + <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>, |
| + <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>, |
| + <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>, |
| + <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>, |
| + <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>, |
| + <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>, |
| + <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>, |
| + <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>, |
| + <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>, |
| + <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>, |
| + <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>; |
| + interrupt-names = "ch0", "ch1", "ch2", "ch3", |
| + "ch4", "ch5", "ch6", "ch7", |
| + "ch8", "ch9", "ch10", "ch11", |
| + "ch12", "ch13", "ch14", "ch15", |
| + "ch16", "ch17", "ch18", "ch19", |
| + "ch20", "ch21", "ch22", "ch23", |
| + "ch24"; |
| + clocks = <&cpg CPG_MOD 812>; |
| + power-domains = <&sysc 32>; |
| + resets = <&cpg 812>; |
| + phy-mode = "rgmii"; |
| + #address-cells = <1>; |
| + #size-cells = <0>; |
| + }; |
| + |
| scif0: serial@e6e60000 { |
| compatible = "renesas,scif-r8a77980", |
| "renesas,rcar-gen3-scif", |
| -- |
| 2.19.0 |
| |
