| commit | 48084c3595cb7429f6ba734cfea1313573b9a7fa | [log] [tgz] |
|---|---|---|
| author | Kefeng Wang <wangkefeng.wang@huawei.com> | Thu May 07 23:04:45 2020 +0800 |
| committer | Palmer Dabbelt <palmerdabbelt@google.com> | Tue May 12 16:21:46 2020 -0700 |
| tree | 305785d6b4ee85ea3d3c640e306a9cee466dc9bf | |
| parent | e7b146a8bfba50e263745bbdefc11833c3766664 [diff] |
riscv: perf: RISCV_BASE_PMU should be independent
Selecting PERF_EVENTS without selecting RISCV_BASE_PMU results in a build
error.
Signed-off-by: Kefeng Wang <wangkefeng.wang@huawei.com>
[Palmer: commit text]
Fixes: 178e9fc47aae("perf: riscv: preliminary RISC-V support")
Signed-off-by: Palmer Dabbelt <palmerdabbelt@google.com>