clk: sunxi: mod1 clock support

The module 1 type of clocks consist of a gate and a mux and are used on
the audio blocks to mux and gate the PLL2 outputs for AC97, IIS or
SPDIF. This commit adds support for them on the sunxi clock driver.

Signed-off-by: Emilio López <>
Signed-off-by: Hans de Goede <>
Signed-off-by: Maxime Ripard <>
Reviewed-by: Chen-Yu Tsai <>
2 files changed