[Linux-stm32][PATCH 4/4] ARM: dts: stm32: add i2s pins muxing on stm32mp157
diff --git a/m b/m
index f989d65..4928e44 100644
--- a/m
+++ b/m
@@ -4,20 +4,20 @@
 X-Spam-Level: 
 X-Spam-Status: No, score=-9.0 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED,
 	DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI,
-	SIGNED_OFF_BY,SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable
-	autolearn_force=no version=3.4.0
+	SIGNED_OFF_BY,SPF_PASS,USER_AGENT_GIT autolearn=ham autolearn_force=no
+	version=3.4.0
 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99])
-	by smtp.lore.kernel.org (Postfix) with ESMTP id 5B3CEC43218
-	for <infradead-linux-arm-kernel@archiver.kernel.org>; Thu, 25 Apr 2019 14:11:08 +0000 (UTC)
+	by smtp.lore.kernel.org (Postfix) with ESMTP id 74543C43219
+	for <infradead-linux-arm-kernel@archiver.kernel.org>; Thu, 25 Apr 2019 14:11:27 +0000 (UTC)
 Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133])
 	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
 	(No client certificate requested)
-	by mail.kernel.org (Postfix) with ESMTPS id 1D19E206BF
-	for <infradead-linux-arm-kernel@archiver.kernel.org>; Thu, 25 Apr 2019 14:11:08 +0000 (UTC)
+	by mail.kernel.org (Postfix) with ESMTPS id 6499D206BF
+	for <infradead-linux-arm-kernel@archiver.kernel.org>; Thu, 25 Apr 2019 14:11:27 +0000 (UTC)
 Authentication-Results: mail.kernel.org;
-	dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="rFu3VxOs";
-	dkim=fail reason="signature verification failed" (2048-bit key) header.d=st.com header.i=@st.com header.b="hsNnN6K7"
-DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 1D19E206BF
+	dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="u0r0c4GO";
+	dkim=fail reason="signature verification failed" (2048-bit key) header.d=st.com header.i=@st.com header.b="dNMdmiKN"
+DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 6499D206BF
 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=st.com
 Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org
 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed;
@@ -26,58 +26,57 @@
 	List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:
 	Message-ID:Date:Subject:To:From:Reply-To:Cc:Content-ID:Content-Description:
 	Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:
-	List-Owner; bh=Fssw31YZGMFMSyfjYNv2Xm4F34eVFzZh5/Ng4vl6c9g=; b=rFu3VxOsYqbbGC
-	LVlpxpLyV1NfFa50KehQaTCt0ZwuTF2H3nb5b8SgfnhniCDsfroPzutLiZNZn68hJIGQ47TkJXXiW
-	YVFHvgrzEBdDM0Q0UWUWBVrwreKN3dCvTkGsZ8Hd5BeMZGSdveKCWx3QYANxgpH0A1szV/YHk0gxa
-	OGKakKMThAE1ZgKEIu4DsvtzkGM+i/B8M5tw4gcmcyE6iUM1fyl11NNeZ7seCF/nZ/o5RsTh48jKI
-	DN3PblVSOgLYUX7ZQro5H3pUKjvNdEMqxrZE0faAds4UMFKASIenZACkX6oOUlNyd7gxp+NiwCKZA
-	O3EsK6itb3lwEjg2uSHA==;
+	List-Owner; bh=xxbGewQ+IiYIGc6aAJNUgxFbcR+45kxGLZMOF6ivxTE=; b=u0r0c4GOrATDCT
+	Ex4y7EdmGuJ358cjnJY+c5fphl4Wcro9vC6GN9tlFLpI1o7kajzX1xHXU6acK+Tu4IetIJwMa2Ew+
+	pwFh3L9Kh+jEdX1oEnIDaiaBxVLOJxIHhBQLasnI4ru2S9vbNEndlFTrWG54Aw97jgjfmJ7u7ZW3P
+	w1XRPO5N+FhEUF5asCofcJDPXdY1kbxESHwk2Mr3CcsecJdrEUuKxHjrif/Tk8qqNf8C7vNptM/1T
+	xhaerH4AnKiP4uMvP1bGcZAEtNSBZPUK+Y0GbY+/ENMSprZnC1Mn/aOTsco5wYB4YnDX+pMRee2f4
+	OfMC/WywUiiAuL2q49kA==;
 Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org)
 	by bombadil.infradead.org with esmtp (Exim 4.90_1 #2 (Red Hat Linux))
-	id 1hJf5a-0006dc-5U; Thu, 25 Apr 2019 14:11:02 +0000
-Received: from mx08-00178001.pphosted.com ([91.207.212.93]
- helo=mx07-00178001.pphosted.com)
+	id 1hJf5y-00073s-CY; Thu, 25 Apr 2019 14:11:26 +0000
+Received: from mx07-00178001.pphosted.com ([62.209.51.94])
  by bombadil.infradead.org with esmtps (Exim 4.90_1 #2 (Red Hat Linux))
- id 1hJf5R-0006W9-Ov
- for linux-arm-kernel@lists.infradead.org; Thu, 25 Apr 2019 14:10:55 +0000
-Received: from pps.filterd (m0046661.ppops.net [127.0.0.1])
- by mx08-00178001.pphosted.com (8.16.0.27/8.16.0.27) with SMTP id
- x3PE8KYp019888; Thu, 25 Apr 2019 16:10:47 +0200
+ id 1hJf5c-0006iU-Pp
+ for linux-arm-kernel@lists.infradead.org; Thu, 25 Apr 2019 14:11:09 +0000
+Received: from pps.filterd (m0046668.ppops.net [127.0.0.1])
+ by mx07-00178001.pphosted.com (8.16.0.27/8.16.0.27) with SMTP id
+ x3PE8M6E005046; Thu, 25 Apr 2019 16:11:00 +0200
 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=st.com;
  h=from : to : subject :
  date : message-id : in-reply-to : references : mime-version :
  content-type; s=STMicroelectronics;
- bh=a4jjkUN4GINRF9az9bnmYoWz8JKbI5OalSqu1R1JJGY=;
- b=hsNnN6K7wqbe0312PL8lAKPnGx44ObAOJm2v0G/H7ezOMMIY0urZ23QeJNKm+Fx+Ut+/
- f2wPT7YxaSPvimElMGVg8+HdPnOtMjV8k/JEYBCBiTlxItmISJLmFUIHKYTNslA4jrCS
- I5QZwZ7PEM5quWT5ZUlrauD6NhI/evmN41DCOWTi37BNBejSJE0t3eFCYL4NYXpquQZa
- ToTMTF4nneru57bonyvlDGou4XaMp5Y9jjPnKO+9nTjZp9U5kQ22R9D4TVl2fEqiYL9T
- QLw8fFypKgBcFxSEwCVi9XFftVG9LfvGhPNOHaF9IiI8DVOSUf1dih9K2r3tod7sC+la Sg== 
+ bh=8FXCzOk28JP/mOmeugF2wTWl4QoTxGBnGveic2Qh+hA=;
+ b=dNMdmiKN6O+4sPhbjGyTxSdt+z33l9e7Je1U5GPo5zAMXbk4HwXHbnm2scGllbz1XB9B
+ XdlqrluaPtF6gjkmN7OYb7eBuMK+IEJttxJkCS6Q7McNSLo67svhxOvZYsOzVyI59uCR
+ 20VVoZx2X1dBo58eMgbWp3LY5cMY/XRnPewNJ9z0bUEIKla6ptg0EyZuhXljOyBi6AyA
+ tswISO0j0IPV9zqUpTdRQJGmRUWEah0e/w8MTHiHKzQG2I68kmLpDrW88h6pJCayZoYY
+ UZRqKdZRq3R4wzsKSpt+Rcz8GbMlYZnsa5BcuNQGtqOrVn9BXrGcMXvKAzoS+LNO/XI6 nQ== 
 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35])
- by mx08-00178001.pphosted.com with ESMTP id 2rytaddg6f-1
+ by mx07-00178001.pphosted.com with ESMTP id 2ryrvxm5ha-1
  (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT);
- Thu, 25 Apr 2019 16:10:47 +0200
+ Thu, 25 Apr 2019 16:11:00 +0200
 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9])
- by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id A6C575D;
- Thu, 25 Apr 2019 14:10:46 +0000 (GMT)
-Received: from Webmail-eu.st.com (Safex1hubcas21.st.com [10.75.90.44])
- by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 7459127EC;
- Thu, 25 Apr 2019 14:10:46 +0000 (GMT)
-Received: from SAFEX1HUBCAS24.st.com (10.75.90.95) by SAFEX1HUBCAS21.st.com
- (10.75.90.44) with Microsoft SMTP Server (TLS) id 14.3.361.1; Thu, 25 Apr
- 2019 16:10:46 +0200
+ by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id EFF8A5D;
+ Thu, 25 Apr 2019 14:10:48 +0000 (GMT)
+Received: from Webmail-eu.st.com (Safex1hubcas22.st.com [10.75.90.92])
+ by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id BEEE527EA;
+ Thu, 25 Apr 2019 14:10:48 +0000 (GMT)
+Received: from SAFEX1HUBCAS24.st.com (10.75.90.95) by Safex1hubcas22.st.com
+ (10.75.90.92) with Microsoft SMTP Server (TLS) id 14.3.361.1; Thu, 25 Apr
+ 2019 16:10:48 +0200
 Received: from localhost (10.201.23.16) by webmail-ga.st.com (10.75.90.48)
- with Microsoft SMTP Server (TLS) id 14.3.439.0; Thu, 25 Apr 2019 16:10:46
+ with Microsoft SMTP Server (TLS) id 14.3.439.0; Thu, 25 Apr 2019 16:10:48
  +0200
 From: Olivier Moysan <olivier.moysan@st.com>
 To: <linux-stm32@st-md-mailman.stormreply.com>, <alexandre.torgue@st.com>,
  <robh@kernel.org>, <mark.rutland@arm.com>,
  <devicetree@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>,
  <linux-kernel@vger.kernel.org>, <olivier.moysan@st.com>
-Subject: [Linux-stm32][PATCH 2/4] ARM: dts: stm32: add sai pins muxing on
+Subject: [Linux-stm32][PATCH 4/4] ARM: dts: stm32: add i2s pins muxing on
  stm32mp157
-Date: Thu, 25 Apr 2019 16:10:38 +0200
-Message-ID: <1556201440-5540-3-git-send-email-olivier.moysan@st.com>
+Date: Thu, 25 Apr 2019 16:10:40 +0200
+Message-ID: <1556201440-5540-5-git-send-email-olivier.moysan@st.com>
 X-Mailer: git-send-email 2.7.4
 In-Reply-To: <1556201440-5540-1-git-send-email-olivier.moysan@st.com>
 References: <1556201440-5540-1-git-send-email-olivier.moysan@st.com>
@@ -86,7 +85,7 @@
 X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:, ,
  definitions=2019-04-25_11:, , signatures=0
 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 
-X-CRM114-CacheID: sfid-20190425_071054_108887_0263010C 
+X-CRM114-CacheID: sfid-20190425_071105_653256_7A162730 
 X-CRM114-Status: GOOD (  11.68  )
 X-BeenThere: linux-arm-kernel@lists.infradead.org
 X-Mailman-Version: 2.1.21
@@ -104,97 +103,43 @@
 Sender: "linux-arm-kernel" <linux-arm-kernel-bounces@lists.infradead.org>
 Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org
 
-Add SAI pins muxing to stm32mp157.
+Add I2S pins muxing to stm32mp157.
 
 Signed-off-by: Olivier Moysan <olivier.moysan@st.com>
 ---
- arch/arm/boot/dts/stm32mp157-pinctrl.dtsi | 73 +++++++++++++++++++++++++++++++
- 1 file changed, 73 insertions(+)
+ arch/arm/boot/dts/stm32mp157-pinctrl.dtsi | 19 +++++++++++++++++++
+ 1 file changed, 19 insertions(+)
 
 diff --git a/arch/arm/boot/dts/stm32mp157-pinctrl.dtsi b/arch/arm/boot/dts/stm32mp157-pinctrl.dtsi
-index 85c417d9983b..6ea9b9ff45e7 100644
+index 6ea9b9ff45e7..e29bf7a2c18a 100644
 --- a/arch/arm/boot/dts/stm32mp157-pinctrl.dtsi
 +++ b/arch/arm/boot/dts/stm32mp157-pinctrl.dtsi
-@@ -506,6 +506,79 @@
+@@ -276,6 +276,25 @@
  				};
  			};
  
-+			sai2a_pins_a: sai2a-0 {
++			i2s2_pins_a: i2s2-0 {
 +				pins {
-+					pinmux = <STM32_PINMUX('I', 5, AF10)>, /* SAI2_SCK_A */
-+						 <STM32_PINMUX('I', 6, AF10)>, /* SAI2_SD_A */
-+						 <STM32_PINMUX('I', 7, AF10)>, /* SAI2_FS_A */
-+						 <STM32_PINMUX('E', 0, AF10)>; /* SAI2_MCLK_A */
-+					slew-rate = <0>;
++					pinmux = <STM32_PINMUX('I', 3, AF5)>, /* I2S2_SDO */
++						 <STM32_PINMUX('B', 9, AF5)>, /* I2S2_WS */
++						 <STM32_PINMUX('A', 9, AF5)>; /* I2S2_CK */
++					slew-rate = <1>;
 +					drive-push-pull;
 +					bias-disable;
 +				};
 +			};
 +
-+			sai2a_sleep_pins_a: sai2a-1 {
++			i2s2_pins_sleep_a: i2s2-1 {
 +				pins {
-+					pinmux = <STM32_PINMUX('I', 5, ANALOG)>, /* SAI2_SCK_A */
-+						 <STM32_PINMUX('I', 6, ANALOG)>, /* SAI2_SD_A */
-+						 <STM32_PINMUX('I', 7, ANALOG)>, /* SAI2_FS_A */
-+						 <STM32_PINMUX('E', 0, ANALOG)>; /* SAI2_MCLK_A */
++					pinmux = <STM32_PINMUX('I', 3, ANALOG)>, /* I2S2_SDO */
++						 <STM32_PINMUX('B', 9, ANALOG)>, /* I2S2_WS */
++						 <STM32_PINMUX('A', 9, ANALOG)>; /* I2S2_CK */
 +				};
 +			};
 +
-+			sai2b_pins_a: sai2b-0 {
-+				pins1 {
-+					pinmux = <STM32_PINMUX('E', 12, AF10)>, /* SAI2_SCK_B */
-+						 <STM32_PINMUX('E', 13, AF10)>, /* SAI2_FS_B */
-+						 <STM32_PINMUX('E', 14, AF10)>; /* SAI2_MCLK_B */
-+					slew-rate = <0>;
-+					drive-push-pull;
-+					bias-disable;
-+				};
-+				pins2 {
-+					pinmux = <STM32_PINMUX('F', 11, AF10)>; /* SAI2_SD_B */
-+					bias-disable;
-+				};
-+			};
-+
-+			sai2b_sleep_pins_a: sai2b-1 {
-+				pins {
-+					pinmux = <STM32_PINMUX('F', 11, ANALOG)>, /* SAI2_SD_B */
-+						 <STM32_PINMUX('E', 12, ANALOG)>, /* SAI2_SCK_B */
-+						 <STM32_PINMUX('E', 13, ANALOG)>, /* SAI2_FS_B */
-+						 <STM32_PINMUX('E', 14, ANALOG)>; /* SAI2_MCLK_B */
-+				};
-+			};
-+
-+			sai2b_pins_b: sai2b-2 {
-+				pins {
-+					pinmux = <STM32_PINMUX('F', 11, AF10)>; /* SAI2_SD_B */
-+					bias-disable;
-+				};
-+			};
-+
-+			sai2b_sleep_pins_b: sai2b-3 {
-+				pins {
-+					pinmux = <STM32_PINMUX('F', 11, ANALOG)>; /* SAI2_SD_B */
-+				};
-+			};
-+
-+			sai4a_pins_a: sai4a-0 {
-+				pins {
-+					pinmux = <STM32_PINMUX('B', 5, AF10)>; /* SAI4_SD_A */
-+					slew-rate = <0>;
-+					drive-push-pull;
-+					bias-disable;
-+				};
-+			};
-+
-+			sai4a_sleep_pins_a: sai4a-1 {
-+				pins {
-+					pinmux = <STM32_PINMUX('B', 5, ANALOG)>; /* SAI4_SD_A */
-+				};
-+			};
-+
- 			sdmmc1_b4_pins_a: sdmmc1-b4-0 {
+ 			ltdc_pins_a: ltdc-a-0 {
  				pins {
- 					pinmux = <STM32_PINMUX('C', 8, AF12)>, /* SDMMC1_D0 */
+ 					pinmux = <STM32_PINMUX('G',  7, AF14)>, /* LCD_CLK */
 -- 
 2.7.4