blob: fe8abdbc795451cb52a2f0a226ee0d2ba6a125e7 [file] [log] [blame]
33868a91c1d9 ("drm/i915/icl: Define data/clock lanes dphy timing registers")
146cdf3fad9c ("drm/i915/icl: Define T_INIT_MASTER registers")