| 834a9a9f04c7 ("drm/amd/display: Link training TPS1 workaround add back in dpcd") |
| 82054678aeb6 ("drm/amd/display: Link training TPS1 workaround") |
| b01f22ec8810 ("drm/amd/display: Workaround required for link training reliability") |
| 32ff3217d60d ("drm/amd/display: Specified VR patch skip to reset segment to 0") |
| 64c12b733fe7 ("drm/amd/display: implement lttpr logic") |
| bad7ab0be9be ("drm/amd/display: configure lttpr mode") |
| 903e859b7295 ("drm/amd/display: check for dp rev before reading lttpr regs") |
| 8e5100a57543 ("drm/amd/display: initialize lttpr") |
| 37495fbdf12d ("drm/amd/display: Add work-around option to skip DCN20 clock updates") |
| 0b226322434c ("drm/amd/display: Synchronous DisplayPort Link Training") |
| 057fc695e934 ("drm/amd/display: support "dummy pstate"") |
| 39bca3599aab ("drm/amd/display: add a option to force the clock at every mode change.") |
| 290129c25617 ("drm/amd/display: Add CM_BYPASS via debug option") |
| 70f1476a7eed ("drm/amd/display: Add debug option to disable timing sync") |
| 008a4016c5cf ("drm/amd/display: Set FEC_READY always before link training") |
| 6de202373bf6 ("drm/amd/display: move bw calc code into helpers") |
| e0a6440a2961 ("drm/amd/display: Add ability to set preferred link training parameters.") |
| 93c25fbdc30a ("drm/amd/display: initialize p_state to proper value") |
| a6465d1f3b8f ("drm/amd/display: dcn2 use fixed clocks.") |
| 6e17b5b8a846 ("drm/amd/display: update DCN2 uclk switch time") |
| 2131f65581ba ("drm/amd/display: add support for forcing DCFCLK without affecting watermarks") |
| a746a2585542 ("drm/amd/display: Drive-by fixes for display_mode_vba") |
| ed07237c0c48 ("drm/amd/display: Fix LB BPP and Cursor width") |
| 040a4d63bde4 ("drm/amd/display: DCHUB requestors numbers for Navi.") |
| 42351c66aedc ("drm/amd/display: Add profiling tools for bandwidth validation") |
| 254eb07cb090 ("drm/amd/display: Optimize bandwidth validation by adding early return") |
| 776c1f569f94 ("drm/amd/display: Properly guard display_mode_vba with DCN2") |
| 8e27a2d4cd76 ("drm/amd/display: Fix DCFCLK and SOCCLK not set") |
| 0ba37b20ef1c ("drm/amd/display: fix dsc validation") |
| 00999d991fde ("drm/amd/display: clean up validation failure log spam") |
| 6ba117404e41 ("drm/amd/display: fix pstate allow handling in dcn2") |
| c69dd2d06cdf ("drm/amd/display: Refactor clk_mgr functions") |
| 8712bda45cdc ("drm/amd/display: dcn2 dmcu wait_for_loop update with dispclk.") |
| 97bda0322b8a ("drm/amd/display: Add DSC support for Navi (v2)") |
| 476e955dd679 ("drm/amd/display: Hook DCN2 into amdgpu_dm and expose as config (v2)") |
| e249428256e2 ("drm/amd/display: updates for dcn20_update_bandwidth") |
| cb0b554abeac ("drm/amd/display: add fast_validate parameter to dcn20_validate_bandwidth") |
| 6fbefb84a98e ("drm/amd/display: Add DC core changes for DCN2") |
| 7ed4e6352c16 ("drm/amd/display: Add DCN2 HW Sequencer and Resource") |
| 345429a67c48 ("drm/amd/display: Add DCN2 DWB") |
| bbeb64d0eb78 ("drm/amd/display: Add DCN2 HUBP and HUBBUB") |
| f7de96ee8b5f ("drm/amd/display: Add DCN2 DPP") |
| f789b0b82bf0 ("drm/amd/display: Add DCN2 MPC") |
| 2d78b3a177fe ("drm/amd/display: Add DCN2 OPTC") |
| fcee01b9f82d ("drm/amd/display: Add DCN2 clk mgr") |
| ca4d9b3a5a3b ("drm/amd/display: Add DCN2 DIO") |
| 728c06986a4f ("drm/amd/display: Add DCN2 changes to DML") |
| 48321c3dde79 ("drm/amd/display: Read soc_bounding_box from gpu_info (v2)") |
| 35c2e91059cb ("drm/amdgpu: parse the new members added by gpu_info ucode v1_1") |
| 109c80ddb40f ("drm/amdgpu: add gpu_info_firmware v1_1 structure for navi10") |
