blob: cd3e4a644fa853db4bf842587c55cb78fed4dc90 [file] [log] [blame]
b3cf8d069505 ("clk: tegra: dfll: CVB calculation alignment with the regulator")
b0dcfb78dc6a ("clk: tegra: dfll: registration for multiple SoCs")