blob: ced963e652b3c4dafd7c782f750d956298a610a8 [file] [log] [blame]
cf83a28f281f ("clk: tegra: divider: Check UART's divider enable-bit state on rate's recalculation")