blob: a188baaea86c12a099e2fbeb60c29317cde0aeed [file] [log] [blame]
56fbeefe366e ("CLK: HSDK: CGU: add support for 148.5MHz clock")
423f042a65a2 ("CLK: HSDK: CGU: support PLL bypassing")