blob: 8624922e12dddb6c66c2e0d52a5ed4947de99a74 [file] [log] [blame]
5a6b184a36b8 ("clk: tegra: Use common definition of APBDMA clock gate")
899f8095e66c ("clk: tegra: Add AHB DMA clock entry")