| 3d289d2578ef ("drm/i915/dp_mst: Clear only the ACT sent flag from DP_TP_STATUS") |
| e60b8672526c ("drm/i915/dp_mst: Move clearing the ACT sent flag closer to its polling") |
| eed22a46b979 ("drm/i915: Pass encoder all the way to intel_ddi_transcoder_func_reg_val_get()") |
| 7c2fedd7608f ("drm/i915: Push TRANS_DDI_FUNC_CTL into the encoder->enable() hook") |
| ede9771d7f84 ("drm/i915: Pass atomic state to encoder hooks") |
| 589a4cd6cc43 ("drm/i915: Move TRANS_DDI_FUNC_CTL2 programming where it belongs") |
| ca4aae6daae1 ("drm/i915/dp_mst: use struct drm_device based logging") |
| 47bdb1caba0b ("drm/i915/ddi: use struct drm_device based logging") |
| 2c1816af090d ("drm/i915/display: Decrease log level") |
| 45e4728b87ad ("drm/i915: Move DPLL frequency calculation to intel_dpll_mgr.c") |
| 6cbcd57680e1 ("drm/i915/hsw: Use the DPLL ID when calculating DPLL clock") |
| 830b2cdcf4cc ("drm/i915: Move DPLL HW readout/sanitize fns to intel_dpll_mgr.c") |
| 1de143cc5b60 ("drm/i915/display/ddi: Make WARN* drm specific where drm_device ptr is available") |
| b50a1aa6e1e9 ("drm/i915/dp: Compute port sync crtc states post compute_config()") |
| 274959622017 ("drm/i915/mst: fix pipe and vblank enable") |
| 919e4f07392d ("drm/i915/display: Set TRANS_DDI_MODE_SELECT to default value when clearing DDI select") |
| 5758e0738458 ("drm/i915/hdcp: move update pipe code to hdcp") |
| 0c2d55128f33 ("drm/i915: Store active_pipes bitmask in cdclk state") |
| 28a30b45f5e9 ("drm/i915: Convert cdclk to global state") |
| 0ef1905ecf2e ("drm/i915: Introduce better global state handling") |
| 5f34299384cb ("drm/i915: Move intel_atomic_state_free() into intel_atomic.c") |
| 4c029c499fb4 ("drm/i915: swap() the entire cdclk state") |
| 1965de63a93a ("drm/i915: Extract intel_cdclk_state") |
| 5604e9ceaed5 ("drm/i915: Simplify intel_set_cdclk_{pre,post}_plane_update() calling convention") |
| 0bb94e03834e ("drm/i915: s/cdclk_state/cdclk_config/") |
| 65c88a866d70 ("drm/i915: s/need_cd2x_updare/can_cd2x_update/") |
| b4db3a8c689b ("drm/i915: Collect more cdclk state under the same roof") |
| 54f09d2342b0 ("drm/i915: Move more cdclk state handling into the cdclk code") |
| 6dcde04706d8 ("drm/i915: Move linetime wms into the crtc state") |
| 0560b0c6b36c ("drm/i915: Polish WM_LINETIME register stuff") |
| 21fd23ac222f ("drm/i915: move pipe, pch and vblank enable to encoders on DDI platforms") |
| dc008bf0aa09 ("drm/i915/display: use intel_de_*() functions for register access") |
| f7960e7f8f24 ("drm/i915/ddi: use intel_de_*() functions for register access") |
| 9ce64616668a ("drm/i915/dp_mst: use intel_de_*() functions for register access") |
| 3e9f55df59f7 ("drm/i915/cdclk: use intel_de_*() functions for register access") |
| cd49f8180681 ("drm/i915/display: conversion to new struct drm_device logging macros.") |
| c5c772cf8d7c ("drm/i915/dc3co: Avoid full modeset when EXITLINE needs to be changed") |
| 231946109ea4 ("drm/i915/cdclk: use new struct drm_device logging macros") |
| 45e84648bb21 ("drm/i915/atomic: use struct drm_device logging macros") |
| 3a47ae201e07 ("drm/i915/display: Make WARN* drm specific where encoder ptr is available") |
| 691313ea6214 ("drm/i915: Move encoder variable to tighter scope") |
| b7d02c3a124d ("drm/i915: Pass intel_encoder to enc_to_*()") |
| 43a6d19cace6 ("drm/i915: Pass intel_connector to intel_attached_*()") |
| 7829c92b913f ("drm/i915: Fix MST disable sequence") |
| 542dfab53ed0 ("drm/i915/display: Fix warning about MST and DDI restrictions") |
| 60c6a14b489b ("drm/i915/display: Force the state compute phase once to enable PSR") |
| 2dfbf9d2873a ("drm/i915/tgl: Gen-12 display can decompress surfaces compressed by the media engine") |
| 5cf15dfca91c ("drm/i915: Add debug message for FB plane[0].offset!=0 error") |
| d156135e6a54 ("drm/i915/tgl: Make sure a semiplanar UV plane is tile row size aligned") |
| a3d9382bd439 ("drm/i915/dp: Disable Port sync mode correctly on teardown") |
