| From e8fd57494584422477e2842da410bd4de7af3af7 Mon Sep 17 00:00:00 2001 |
| From: Sasha Levin <sashal@kernel.org> |
| Date: Sun, 16 May 2021 19:30:33 +0300 |
| Subject: clk: tegra30: Use 300MHz for video decoder by default |
| |
| From: Dmitry Osipenko <digetx@gmail.com> |
| |
| [ Upstream commit 56bb7c28ad00e7bcfc851c4e183c42d148d3ad4e ] |
| |
| The 600MHz is a too high clock rate for some SoC versions for the video |
| decoder hardware and this may cause stability issues. Use 300MHz for the |
| video decoder by default, which is supported by all hardware versions. |
| |
| Fixes: ed1a2459e20c ("clk: tegra: Add Tegra20/30 EMC clock implementation") |
| Acked-by: Thierry Reding <treding@nvidia.com> |
| Signed-off-by: Dmitry Osipenko <digetx@gmail.com> |
| Signed-off-by: Thierry Reding <treding@nvidia.com> |
| Signed-off-by: Sasha Levin <sashal@kernel.org> |
| --- |
| drivers/clk/tegra/clk-tegra30.c | 2 +- |
| 1 file changed, 1 insertion(+), 1 deletion(-) |
| |
| diff --git a/drivers/clk/tegra/clk-tegra30.c b/drivers/clk/tegra/clk-tegra30.c |
| index 9cf249c344d9..31e752318a10 100644 |
| --- a/drivers/clk/tegra/clk-tegra30.c |
| +++ b/drivers/clk/tegra/clk-tegra30.c |
| @@ -1248,7 +1248,7 @@ static struct tegra_clk_init_table init_table[] __initdata = { |
| { TEGRA30_CLK_GR3D, TEGRA30_CLK_PLL_C, 300000000, 0 }, |
| { TEGRA30_CLK_GR3D2, TEGRA30_CLK_PLL_C, 300000000, 0 }, |
| { TEGRA30_CLK_PLL_U, TEGRA30_CLK_CLK_MAX, 480000000, 0 }, |
| - { TEGRA30_CLK_VDE, TEGRA30_CLK_PLL_C, 600000000, 0 }, |
| + { TEGRA30_CLK_VDE, TEGRA30_CLK_PLL_C, 300000000, 0 }, |
| { TEGRA30_CLK_SPDIF_IN_SYNC, TEGRA30_CLK_CLK_MAX, 24000000, 0 }, |
| { TEGRA30_CLK_I2S0_SYNC, TEGRA30_CLK_CLK_MAX, 24000000, 0 }, |
| { TEGRA30_CLK_I2S1_SYNC, TEGRA30_CLK_CLK_MAX, 24000000, 0 }, |
| -- |
| 2.30.2 |
| |