| From 92c9e0c780e61f821ab8a08f0d4d4fd33ba1197c Mon Sep 17 00:00:00 2001 |
| From: =?UTF-8?q?Andreas=20F=C3=A4rber?= <afaerber@suse.de> |
| Date: Thu, 6 Nov 2014 18:22:10 +0100 |
| Subject: ARM: dts: zynq: Enable PL clocks for Parallella |
| MIME-Version: 1.0 |
| Content-Type: text/plain; charset=UTF-8 |
| Content-Transfer-Encoding: 8bit |
| |
| From: =?UTF-8?q?Andreas=20F=C3=A4rber?= <afaerber@suse.de> |
| |
| commit 92c9e0c780e61f821ab8a08f0d4d4fd33ba1197c upstream. |
| |
| The Parallella board comes with a U-Boot bootloader that loads one of |
| two predefined FPGA bitstreams before booting the kernel. Both define an |
| AXI interface to the on-board Epiphany processor. |
| |
| Enable clocks FCLK0..FCLK3 for the Programmable Logic by default. |
| |
| Otherwise accessing, e.g., the ESYSRESET register freezes the board, |
| as seen with the Epiphany SDK tools e-reset and e-hw-rev, using /dev/mem. |
| |
| Signed-off-by: Andreas Fรคrber <afaerber@suse.de> |
| Acked-by: Michal Simek <michal.simek@xilinx.com> |
| Signed-off-by: Olof Johansson <olof@lixom.net> |
| Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org> |
| |
| --- |
| arch/arm/boot/dts/zynq-parallella.dts | 4 ++++ |
| 1 file changed, 4 insertions(+) |
| |
| --- a/arch/arm/boot/dts/zynq-parallella.dts |
| +++ b/arch/arm/boot/dts/zynq-parallella.dts |
| @@ -34,6 +34,10 @@ |
| }; |
| }; |
| |
| +&clkc { |
| + fclk-enable = <0xf>; |
| +}; |
| + |
| &gem0 { |
| status = "okay"; |
| phy-mode = "rgmii-id"; |